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Abstract
The quest for higher performance in computationally intensive tasks is and will always be
an ongoing effort. General purpose processors (GPP) have not been sufficient for many of
these tasks which has led to research focused towards computing on specialty processors
and graphics processing units (GPU). While GPU provide sufficient speedups for some
tasks, other specialty processors may be better suited, more economical, or more efficient
for different types of tasks. Sorting is an important task in many applications and can be
computationally intensive when dealing with large data sets. One such specialty processor
that has proven to be a viable solution for sorting is the Cell Broadband Engine (CBE).
The CBE is being used as the main platform for this thesis since there are already appli-
cations for it that require sorting software. The Cell processor is a general purpose proces-
sor that combines one master PowerPC core with eight other vector processors connected
via a high bandwidth interconnect bus. The user must explicitly manage the communi-
cation, scheduling, and load-balancing between the vector processors and the PowerPC
processor to achieve the highest efficiency. By optimizing the sorting algorithms for the
vector processors, large speedups can be achieved because multiple operations occur si-
multaneously.
Optimized sorting software is often sought when sorting is not the main purpose of the
application. This keeps overheads low so that the performance gains can be realized from
the actual code that is to be optimized on specialty processors. Often having sorted datasets
enable algorithms to run faster and are more predictably.
The motivation behind this thesis is that there is currently no standard library of sorting
algorithms that have been optimized for the CBE. Lack of standard libraries makes writing
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code for the CBE difficult. Results from previous works have also not been sufficient
in providing specific measurements of sorting performance. This thesis will explore the
development and analysis of a variety of optimized parallel sorting algorithms written for
the Cell processor.
This thesis will focus on the sorting of both individual elements within vectors as well
as sorting entire vectors within arrays. The sorting algorithms, written in C++, that will be
optimized and analyzed include, but are not limited to bitonic sort, heap sort, merge sort,
and quick sort. A communication management framework will also be created as a main
focus of this thesis in order to better understand the architecture of the processor.
v
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1.1 The Problem Domain
The quest for higher performance in computationally intensive tasks has driven many chip
makers to design multi-core architectures for parallel computing. Theses multi-core chips
are needed because General Purpose Processors (GPP) are no longer sufficient for tasks
with huge data sets and strict timing requirements. Computations on specialty processors
such as Graphics Processing Units (GPU) show much potential, but the cost of such systems
is typically much higher and more complex than single chip designs. Multi-core models
can often be more economical in terms of cost and some even use less power than many
GPU. Sorting is one of the many computationally intensive tasks that require boosts from
parallel computing, which is what will be explored in this thesis. The Cell Broadband
Engine (CBE) is the target of this research and will run the sorting code on it’s multiple
cores to achieve speedups.
1.2 Sorting Algorithms
A sorting algorithm is a list of instructions that can put a list of objects in order. Since sort-
ing is one of the main components in many applications such as searching and merging, it
is very important that they be efficient and as optimized as possible. The output of a sorting
algorithm must meet two requirements, that the output must be in nondecreasing order, and
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that the output is a permutation of the input. Many sorting algorithms are classified by
both their complexity, memory usage, stability, and number of comparisons. Some of the
sorting algorithms that will be considered in this research include, but are not limited to
bitonic sort, heap sort, merge sort, and quick sort. Any combination of these may also be
used to accomplish the goal of an efficient sorting algorithm for the CBE.
1.3 The Cell Broadband Engine
The Cell Broadband Engine Architecture is a multi-core chip designed by Sony, Toshiba,
and IBM in 2005 at the cost of US$ 400 million. The system contains eight vector engines
called Synergistic Processing elements (eight of which are available on the system being
used for this work), and one main processor called the Power Processor Element (PPE).
The PPE sends commands to the Synergistic Processing Elements (SPE) to let them know
where to obtain data from, and what to do with the data.
The user must explicitly manage the communication, scheduling, and load-balancing
between the vector processors and the PowerPC processor to achieve the highest efficiency.
To achieve maximum speedups, the user must also optimize by hand the code for the vector
processors using specific vector functions defined for the CBE. Without these optimiza-
tions, the SPE will slow because of redundant copies and rotates that will be explained
more in Section X. Because of this necessity for optimizing code by hand and also man-
aging communication, programming the processor is known to be very difficult, but it is
usually worth the time spent. For the achievable speedups, the Cell Broadband Engine has
been considered by many as the best performance-per-dollar system[19] and is still used in
many application to this day.
2
1.4 Sorting on the Cell
Previous research has shown that the CBE is a viable solution for sorting algorithms.
Bitonic sort, which is a sorting algorithm designed specifically for parallel machines, is
based on repeatedly merging two bitonic sequences to form a larger bitonic sequence. [11]
Bitonic sort, as well as the other sorting algorithms will be explained in more detail in
Chapter 2. Heap sort is an efficient version of selection sort in which the smallest element
is found and swapped with the first element. This is continued until the list is sorted. Merge
sort is commonly used to merge two lists of sorted data. It can be useful because some sort-
ing algorithms such as Quick sort perform at their worst when the data is partially sorted.
Quick sort is one of the fastest known sorting algorithms and will be the main focus in
this thesis. It is a divide-and-conquer algorithm in which a pivot is picked and all smaller
elements are moved to one side of it, and all larger elements are moved to the other side.
This division is repeated recursively to sort both of the sublists.
1.5 Organization
This thesis was written so that a reader can delve as deep into a particular section as de-
sired. Each chapter explores the topics of this thesis in more detail as the chapter pro-
gresses. Chapter 2 through 4 provide background information and the later explore the
implementation and results of the work done. Chapter 2 introduces sorting algorithms in
detail including the four algorithms mentioned previously in the introduction. Chapter 3
will explore vector processing and explain the workings of vector processors. Chapter 4
will give an overview of the Cell Broadband Engine with emphasis on the details of the
architecture. Chapter 5 explains the implementation of the sorting algorithms on the Cell
processor as well as communication, scheduling, and load-balancing management portion
of the program. Chapter 6 gives the results of the sorting and also compares them to results
previously obtained with this processor. Chapter 7 will give a summary of the findings as





In this chapter, sorting algorithms are introduced and are explored in further detail. A
sorting algorithm is a list of instructions that can put a list of objects in order. Since sorting
is one of the main components in many applications such as searching and merging, it is
very important that they be efficient and as optimized as possible. The output of a sorting
algorithm must meet two requirements; that the output must be in nondecreasing order,
and that the output is a permutation of the input. Many sorting algorithms are classified
by their complexity, memory usage, stability, and number of comparisons. Some of the
sorting algorithms that will be considered in this research include, but are not limited to
bitonic sort, heap sort, merge sort, and quick sort. Any combination of these may also be
used to accomplish the goal of an efficient sorting algorithm for the CBE.
2.2 Quick Sort
Quick sort is a sorting algorithm developed by C. A. R. Hoare that is known to be very
efficient for sorting large datasets [8]. The algorithm only requires Ø(nlogn) comparisons
to sort n items. However, in the worst case scenario, when the list is already sorted, or
partially sorted, the number of comparisons is Ø(n2). Quick sort uses a divide-and-conquer
strategy to sort items, psuedocode for the algorithm is as follows:
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1. Pick a pivot point to start.
2. If any values are less than the pivot, they must come before it. If any values are
greater than the pivot, they must go after it.
3. Recursively quick sort each sublist.
The best case scenario for quick sort is when there is a list that has a random order and
can perform as fast as Ø(nlogn). The worst case scenario for quick sort is when the list
is sorted or partially sorted. When quick sort is performed on an already sorted list, the
performance can be as bad as Ø(n2).
2.3 Merge Sort
Merge sort splits the list to be sorted into two equal halves, and places them in separate
arrays. Each array is recursively sorted, and then merged back together to form the fi-
nal sorted list. This algorithm follows the divide-and-conquer approach by dividing the
problem into several subproblems of smaller size, solving the subproblems recursively, and
then combines these solutions to create a solution to the original problem. Psuedocode for
merge sort is provided below:
1. If the list is of length 0 or 1, then it is already sorted.
2. Divide the unsorted list into two sublists of about half the size.
3. Sort each sublist recursively by re-applying merge sort.
4. Merge the two sublists back into one sorted list.
Merge Sort requires only Ø(nlogn) comparisons and was invented by John Von Neu-
mann in 1945 [15]. Merge sort is good for transforming multiple lists of sorted data into
one list of sorted data. Figure 2.1 shows how a merge sort works for a list of integers.
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Figure 2.1: Example of merge sort [13]
Figure 2.2: Example of bitonic sequences
Merge sort is stable, meaning that it preserves the input order of equal elements in the
output. The best case scenario for merge sort is when the data are mostly sorted, where
it can perform as fast as Ø(nlogn). The worst case scenario for merge sort is when the
data are in reverse order and can take as long as Ø(nlogn). Merge sort is a very common
algorithm used in external sorting because it’s worst case performance is the same as the
average case performance [14].
2.4 Bitonic Sort
Bitonic sort, which is a sorting algorithm designed specifically for parallel machines, is
based on repeatedly merging two bitonic sequences to form a larger bitonic sequence. [11]
A sequence of numbers is bitonic sequence if it has at most one local maximum or one
local minimum, an example of this can be seen in Figure 2.2.
The bitonic sort takes a bitonic sequence as its input. Then it forms a binary split of its
elements, compares the two partner elements, and then exchange the values as necessary.
6
Figure 2.3: Example of a binary split
A binary split divides the list equally into two. Each item on the first half of the list has
a ”partner” which is the process in the same relative position from the second half of the
list. Each pair of partners compare and exchange their values, an example can be seen in
Figure 2.3. It continues this process recursively, and combines the elements at the end [13].
Bitonic sort can be done in Ø(nlogn2) comparisons.
2.5 Heap Sort
Heap sort begins by building a heap out of the data set, and then removing the largest item
and placing it at the end of the sorted array. After removing the largest item, it reconstructs
the heap and removes the largest remaining item and places it in the next open position
from the end of the sorted array. This process is repeated until there are no items left in
the heap and the sorted array is full. [13] The worst case scenario for heap sort performs at
Ø(nlogn).
The structure commonly associated with heap sort is the tree. The tree structure in this
case must satisfy the heap property, which means that if B is a child node of A, than A must
be greater than or equal to B. This property will ensure that the largest value in the array is
always the top node, or the root, of the tree. An example of the tree used in heap sort can
be seen in Figure 2.4.
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Figure 2.4: Example of heap sort
2.6 Tree Sort
A tree sort is similar to the heap sort in that it uses the same tree structure with different
properties, called a binary search tree. The main feature of the binary tree is that the left
subtree of a node must contain only nodes with values less than the node’s value, and
the right subtree must contain only nodes with values greater than the node’s value.This
property also applies to the subtrees attached to each node. An example of the binary tree
can bee seen in Figure 2.5. This type of sorting is useful for sorting streams, as the tree
structure can be constructed as the data is received. This eliminates the need to load data
into temporary data structure in memory before they can be sorted. This sorting algorithm
has a theoretical worst case performance of Ø(nlogn) [17].
2.7 Insertion Sort
Insertions sort is a simple sorting algorithm that is based on comparisons. It is not very
efficient for large data sets with even the best case performance as Ø(n2). However, the
algorithm is very simple to implement, it is efficient for small data sets, it maintains the
8
Figure 2.5: Example of a binary tree used in tree sort
9
Figure 2.6: Example of a selection sort
order of equal elements, and it can sort lists as they are received. Insertion sort sorts a list
by selecting one element from the array on each iteration through the loop and moves it to
the correct spot in the sorted list. If the algorithm is being used online, meaning it can sort
data as it is received, each new element that is received is simply put in the correct location
in the already sorted list [12].
2.8 Selection sort
One of the simplest sorting algorithms that exists is the selection sort. Although it is not
the most efficient, it is an in-place sorting, meaning it does not require extra memory,
algorithm that has advantages over more complex sorting algorithms. The way selection
sort works is that it finds the minimum value in the list and swaps it with the first element.
This process continues, incrementing the pointer to the first element each time a value is
swapped. Selection sort almost always outperforms bubble sort and gnome sort, but is
usually outperformed by insertion sort. Like insertion sort, selection sort is good at sorting
small arrays [8]. An example of selection sort can be seen in Figure 2.6. The circled
number is the minimum value, and the vertical line is the pointer that increments where the
sorted part of the list ends and the rest of the dataset starts.
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2.9 Choosing the algorithms
Choosing which algorithms to implement was largely based on the requirements for this
thesis. The requirements imply that the highest performance is desired for sorting integers
in large arrays. The sorting algorithms that seemed to fit the specifications in this case were
heap sort, merge sort, and quick sort. Bitonic sort was chosen simply for the reason that
this was the algorithm IBM has implemented on the Cell processor and has shown results
in their paper [9]. Another reason merge sort was chosen was for the fact that it will be
required for the external sorting framework. The algorithms will be mixed and matched for
the external sorting in which one sorting algorithm is used across multiple processors and
then a separate algorithm may be used to combined the results into a fully sorted list.
The various sorting algorithms have been discussed in great deal in this chapter, high-
lighting the functionality as well as the time complexity involved. The next chapter will





This chapter explores the differences between vector and scalar processors. CPUs typically
can operate on only one or two pieces of data at a time, making them scalar processors.
Most of the time spent in CPUs is for memory latency since processor speeds have in-
creased. Most modern processors use some form of pipelining to increase the throughput,
the number of instructions executed in a certain amount of time, of the processors. Pipelin-
ing divides the processing of data into separate steps such as the fetch, decoding, execution,
memory access, and write back stages. A new instruction can typically enter the fetch stage
every clock cycle. In theory, aside from the filling of the buffer, a new result is ready at
the other end of the pipeline at the end of each cycle. However, this may introduce hazards
into the code and potentially make the performance much harder to predict.
Today, most CPUs implement architectures that feature instructions for vector process-
ing on multiple data sets, typically known as Single Instruction Multiple Data or SIMD.
Some common instruction sets include MMX, SSE, and AltiVec. Vector processing tech-
niques are also found in video game console hardware, such as the Cell processor, and
graphics accelerators.
Vector processors pipeline the data instead of the instructions, meaning that multiple
pieces of data are operated on at a single time. An operation can be applied to an entire
series of numbers at a time. For example, instead of adding one number to another number,
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vector processors can add four numbers to four other numbers, typically in the same amount
of time that it took to do one addition operation, or faster. Vector processors typically have
a limit to the amount of data that can be operated on at once, this is referred to as the
Maximum Vector Length (MVL). A Typical MVL for vector processors can range from 64
to 256 and can be adjusted in some cases using a vector-length register.
3.2 Vector Computations
If a scalar processor needs to operate on 16 or 32 pieces of data, there usually needs to be
a loop to perform all of the operations. For a vector processor, this can sometimes be ac-
complished with a single instruction. Some vector processors also have special instructions
that combine multiple operations into one instruction. For example, a multiply and add op-
eration can be combined into one instruction, creating a multiply accumulate instruction.
Now there is not only a reduction in the number of times the instruction is executed, there
is also a reduction in the number of fetch and decode cycles. An example of how vector
instructions compares to a scalar instruction can be seen in Figure 3.1.
Often times the application requiring vectorization will not fit perfectly into a vector of
the respective MVL of a processor. In this case, a technique called strip mining can be used
to still vectorize the code without sacrificing a speedup. This is accomplished by operating
on only a short piece of the data in the first iteration, being less than the MVL. On the
subsequent iterations, the vector length can be readjusted to operate on the full maximum
vector length of the processor. An example of strip mining with a maximum vector length
of 64 can be seen in Figure 3.2. In this example, the first iteration goes through the loop
with only 8 elements and later increases the vector length.
Another common problem faces in vector processing is that adjacent elements are not
sequential in memory. A stride can be used to merge the elements into vectors if it is
supported. A unit stride refers to elements that are sequential in memory, meaning a stride
of 1. A variable stride is also possible in some architectures. A gather-scatter, or indexed
13
Figure 3.1: Vector Instruction
Figure 3.2: Strip Mining
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addressing mode is the vector equivalent of register indirect. This is good for sparse arrays
of data or matrices. With the addition of this instruction, the number of programs that are
vectorizable increases dramatically.
3.3 Loop Unrolling
Loop unrolling is a technique used in optimizing programs in order to reduce the number
of branches and increase the size of the basic block. The larger basic block results in more
instructions than can be scheduled or re-ordered by the compiler/hardware to eliminate
more stall cycles. This adds an additional layer of parallelism to the already parallel vector
instructions. Now not only are there multiple pieces of data being operated on at once,
multiple loop iterations happen in just one iteration of the loop.
Loop-Level Parallelism (LLP) analysis must be done on loops that the user wishes to
unroll to prevent data dependencies. LLP analysis focuses on whether data accesses in later
loop iterations are data dependent on data values produced in earlier iterations. The goal of
the analysis is to make loop iterations independent from each other, making them parallel.
There are two types of dependencies in loop unrolling, loop-carries and not loop-carried
data dependence. A loop carried data dependency means that data produced in an earlier
iteration is used in a later one. Not loop-carried data dependence means that there is a
dependency within the same iteration of the loop. LLP is done at the source code level
since assembly language usually introduces loop-carried name dependence in the registers
used in the loop.
An example of loop unrolling can be found in Figure 3.3. In this example, a for loop
is executed until register R1 is equal to register R2, in this example 1000 iterations are
executed. Within the loop, a scalar operation is performed. In this original loop code, there
will be multiple stalls between instructions such as one stall after the load, two stalls after
the addition, one stall after the unsigned addition, and a stall after the branch instruction.
Including the instructions, this original code results in 10 cycles.
15
Figure 3.3: Example of Loop Unrolling
When this loop is unrolled four times for a pipeline, the same instruction from multiple
iterations can be executed sequentially to eliminate stalls. For example in the new unrolled
code, the first load into F0 is not needed until four cycles later, so the result will be ready
by then. Initially, there was a one cycle stall after this instruction, this time was used in
the new code to start loading another value into register F6. The same with add and store
instructions, stall cycles are replaced with the next iteration of that instruction. Since there
is a branch delay slot of one cycle for this example, an instruction can be placed after the
branch so that stall cycles are not needed between iterations of the loop. This new code
runs through four iterations of the loop in just 14 cycles compared to one iteration in 10
cycles.
Loop unrolling improves performance in two ways, it increase the block size, and fewer
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instructions are executed. More instructions need to be scheduled for the pipeline, which
means more stall cycles can potentially be eliminated. Fewer branches are executed as well
as the loop maintenance instructions for decrementing loop counts. However, not all loops
can be unrolled. In order for it to be unrolled, all loop iterations must be independent from
each other. Also, different registers need to be used in order to avoid hazards.
3.4 Pipelines
Instruction pipelining is used in many processors to increase the number of instructions that
can be executed in a unit of time, more commonly known as throughput. Pipelining divides
the processing of data into separate steps such as the fetch, decoding, execution, memory
access, and write back stages. A new instruction can typically enter the fetch stage every
clock cycle. In theory, aside from the filling of the buffer, a new result is ready at the other
end of the pipeline at the end of each cycle, allowing the processor to issue instructions as
fast as the slowest pipeline stage. However, this may introduce hazards into the code and
potentially make the performance much harder to predict.
The main advantage of pipelining is that the cycle time of the processor is reduced,
which increases the instruction issue-rate. Non-pipelined processors are inefficient because
CPU modules are not being used while others are active. In pipelining, CPU modules work
in parallel, using more components at once. The more pipeline stages a processor has, the
more instructions it can process at once, and the less of a delay there is between committed
instructions. However, if there are too many stages, significant penalties can be encountered
for incorrect branch predictions. If instructions are dependent on each other, this could also
cause significant delays introduced by stall cycles. A technique called forwarding can solve
the problem of stalls introduced by data dependences. Forwarding feeds the output data of
an instruction into the previous stage of the pipeline.
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Figure 3.4: Pipelining example
3.5 Tools
There are tools to aid in the process of vectorizing, loop unrolling, and pipelining, one of
such tools is AsmVis. This tool allows developers to view the assembly code next to the
actual pipeline data on both the even and odd pipeline. This allows developers to see stalls
as well as unused data cycles. The example shown in Figure 3.5 shows a loop before it
was unrolled on the left side of the figure and then fully unrolled on the left side of the
figure. Notice the sporadic stalls on the right side of the figure in red. These stalls are
data dependences that delay results and other instructions. Also notice the unused cycles
where no instructions are being executed on the odd pipeline, on the right side of the left
window. This is where the odd pipeline is idle and could be used. The new code shown in
the right window fully utilizes both pipelines to achieve the maximum throughput. Asmvis
is proprietary software developed specifically for the cell processor. The program was not
officially released and is therefore not publicly available.
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Figure 3.5: AsmVis tool
3.6 Advantages
Vector processors have many advantages over conventional processors. As mentioned be-
fore, multiple operations can be performed simultaneously on multiple data elements. Mul-
tiple operations happening at the same time give the vector processors a significant speedup
over conventional processors. Since multiple operations are performed at once, typically
fewer branches are required which reduces time and branch problems. The code size typ-
ically shrinks, but will increase if loop unrolling is performed. Vector Processing is not
limited to scientific computing. Many applications are vectorizable including: video com-
pression, VLSI design, multimedia processing, material science, protein folding, databases,
and cryptography. Lastly, vector processors usually have a more predictable real-time per-
formance than scalar processors because of the reduced branching.
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3.7 Disadvantages
Vector processors also have many pitfalls that in some applications outweigh the advan-
tages. Concentrating on peak performance and ignoring start-up costs, strip mining, and
other overheads can lead to vector lengths greater than 100 factorial needed to even just
match the performance of the scalar code. Increases in vector performance without compa-
rable increases in scalar performance proves Amdahl’s Law [1]. The high cost of traditional
vector processor implementations such as the Cray supercomputers sometimes cannot be
afforded. Another pitfall seen in vector processing is adding the vector instruction support
without providing the needed memory bandwidth and low latency to support them. Tradi-
tional vector processors such as supercomputers have been abandoned in high performance
computing because of these disadvantages, for lower-cost clusters that use multiple general
purpose processors.
In this chapter, many different aspects of vector processor were explored in great detail.
In the next chapter, the architecture of the Cell Broadband Engine, a processor with eight
vector cores, will be examined and discussed.
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Chapter 4
The Cell Broadband Engine
4.1 Chapter Introduction
The Cell processor is a chip multiprocessor designed and produced by three manufacturers
starting in 2001: Sony, Toshiba, and IBM, sometimes referred to as STI. The processor was
created as a solution for general purpose computing applications in many different prod-
ucts and fields. The processor was first produced as 65-nm technology, but was advanced
in early 2009 to the 45-nm technology, which consumes less power. Although the proces-
sors’ claim to fame is as the processor inside Sony’s Playstation 3, it is also used in many
scientific applications, as well as HDTVs and HD cameras. These applications all require
very high computational efficiency, which the Cell processor delivers [5].
The main idea behind the Cell processor is to have synchronized parallel processing
with shared memory. This is accomplished by having one master processor and eight slave
processors that the master can call upon to do work for it. Once the slave processors are
done with the work, they can then report back to the master. By dividing up computation-
ally intensive tasks between eight processors, huge speedups can be achieved. A major
issue commonly found in distributed systems is communication time. The Cell addresses




According to Amdahl’s Law, all systems are limited by their slowest components [1]. The
Cell Broadband Engine was designed in such a way that it would not have any slow compo-
nents. Because of this fact, the architecture and all of its components are very complex, but
well thought out. The CBE is made up of a Power Processing Element (PPE), eight Syner-
gistic Processing Elements (SPEs), an Element Interconnect Bus (EIB), a Direct Memory
Access Controller (DMAC), two Rambus XDRAM memory controllers, and a FlexIO in-
terface. A diagram of the Cell architecture can be seen in Figure 4.1.
The Power Processing Element is a PowerPC that is responsible for managing the com-
munication, scheduling, and load-balancing of all tasks performed on the processor. Com-
munication and scheduling are not automatically performed by the PPE itself, the devel-
oper must specify how to send information across the chip as well as where to send it to
and when to do it. The eight vector processing SPEs are slave processors to the PPE. These
SPEs are capable of performing complex math very quickly and returning data to the PPE
over the EIB. The EIB connects all elements of the processor providing a twelve step ring
within the Cell. The Memory Interface controller allows all elements to fetch data from
main memory in XDR RAM. The Rambus FlexI/O allows all elements to communicate
with I/O devices that may be connected to the processor.
• Observed clock speed: Typically 4 GHz or 3.2 GHz
• Peak performance (single precision): 256 GFlops
• Peak performance (double precision): 26 GFlops
• Local storage size per SPU: 256KB
• Area: 221 mm
• Technology 90nm SOI
• Total number of transistors: 234M
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Figure 4.1: Cell Broadband Engine Architecture [18]
4.3 Power Processing Element
The Power Processing Element, or PPE, is based on both PowerPC and POWER processor
architectures and is a two-way multi-threaded core that acts as the master for the eight
SPEs on the chip. Since it is very similar to the 64-bit PowerPC chip, it runs normal
operating systems and most of the applications on the system. Also, since the PPE lacks
computational power and efficiency, it is mainly responsible for controlling the operation
of the SPEs to which all of the work is offloaded. It controls them by loading programs as
contexts that run on each core. The PPE can then wait for a response from all SPEs that
have been given work. Once it has heard back from all SPEs, it either can send out more
computations to be done, or can end the program.
The PPE is a dual-issue, dual-threaded, in-order, RISC-based processor. Although su-
perscalar processors can execute instructions out of order, which allows for execution of
as many instructions as possible that is not the purpose of the PPE. The RISC design was
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chosen as opposed to the CISC architecture because of the simplicity which requires less
circuitry and consumes less power. The performance for applications with a lot of branch-
ing can be unpredictable, but is compensated for with the dual threading capability and
the high clock speeds of up to 4 GHz. The Cell is also equipped with IBM’s hypervisor
technology which allows it to run two operating systems simultaneously: one normal OS
and one real time OS.[6]
4.4 Synergistic Processing Elements
The eight SPEs, sometimes referred to as SPUs, contained in the chip are self contained in-
order vector processors. Each vector engine has a small local store of 256 kilobytes instead
of having a cache. Not having a cache makes them slightly harder to program, but reduces
the complexity of the hardware and increases the speed of the chip. Most processors spend
a majority of their time waiting for memory to load into cache. The entire program, or
context, that was sent from the PPE to the SPE, including the data to be processed must fit
into this local memory. Each core can then fetch the data it needs from RAM via Direct
Memory Access (DMA) commands. Each SPE context contains information specific to that
SPE and the particular task it was assigned. Each SPE also contains 128, 128-bit registers,
which can be used for temporary storage as well as by the compiler for loop unrolling.
The SPEs each have two pipelines which each run different instructions to optimize the
operations further and increase throughput. A diagram of the contents of a SPE can be seen
in Figure 4.2.
The vector processors can execute multiple operations simultaneously with a single in-
struction, hence Single Instruction Multiple Data, or SIMD for short. This capability gives
the Cell processor its computational power. With these special SIMD instructions, oper-
ations can be performed on multiple data simultaneously, yielding high speedups. Figure
7.2 lists how much data can be contained in each 128-bit vector.
Each SPE has an even and odd pipeline. The even pipeline is responsible for single and
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Figure 4.2: Cell SPE Architecture [2]
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Figure 4.3: 128-bit vector capacity
double precision floating point operations, integer multiplies, logical operations, element
rotates, and byte operations such as sums and averages. The odd pipeline handles loads
and stores, branches, shuffle bytes, quadword rotates, shifts, gathers, and masks. Figure
4.4 shows the two pipelines and the channels of each. The SFS is the Even Fixed-Point
Unit, SLS is the SPU Load/Store Unit, SCN is the SPU Control Unit, SSC is the SPU
Channel/DMA Unit, SFP is the SPU Floating Point Unit, and SFX is the SPU Odd Fixed-
Point Unit.
4.5 Element Interconnect Bus
A low-latency, high-bandwidth bus, called the Element Interconnect Bus (EIB), connects
the PPE, SPEs, memory controller, and the I/O interfaces. It is composed of a circular
ring with four 16-byte wide single direction channels. The four channels make up two
pairs which rotate in opposite directions. Each unit is connected to the EIB by a Bus
Interface Unit (BIU). An arbitration unit with the EIB controls traffic to reduce collisions.
Each channel has a theoretical maximum of transporting three transactions simultaneously.
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Figure 4.4: SPE Pipelines [18]
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Although unrealistic because of the arbitration unit, the theoretical maximum for the EIB
then would be 96 bytes per clock since it runs at half the system clock speed.
Transactions move in steps around the EIB. Since there are twelve elements connected
to the ring, there are twelve steps. Transactions do not move more than six steps in any
direction to a destination; if the number of steps is greater than six, the transaction must go
in the other direction to reach its destination. The number of steps has no significant impact
on the transfer latency, besides the fact that they will reduce available concurrency.
4.6 Memory and I/O
The Memory Flow Controller (MFC) controls data transfers and synchronization between
main storage and local storage or between two local stores. Commands which describe the
transfer to be performed control the MFC. The purpose of the MFC is to perform the data
transfers as fast and as fairly as possible to maximize overall throughput.
In order to transfer data, a MFC Direct Memory Access (DMA) command must be used.
These commands are translated into DMA transfers between the main storage domain and
the local storage domain. The MFC can support multiple DMA transfers at the same time
as well as processing multiple MFC commands. The MFC provides this support by queuing
the commands. There is one queue for each SPU and one queue for all the other devices.
The MFC provides two types of interfaces: one to the SPUs and another to all other
devices. The SPUs use a channel interface to control the MFC. Code running on an SPU
can access only the MFC SPU command queue for that particular SPU. Everything other
than the SPUs controls the MFC by using memory-mapper registers. Any processor or
device in the system can control the MFC and issue MFC proxy command requests on
behalf of the SPU [10].
The interface to XDR RAM is through a Rambus XIO macro which provides two 32-
bit channels with a theoretical maximum of 25.6 GB/s. While the Playstation 3 has only
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256MB of XDR, multiple gigabytes can be interfaced to each processor through this mem-
ory interface controller.
The I/O interface is called FlexIO and is also made by Rambus. It has five 8-bit wide
inbound channels going into the cell and seven outbound channels. The FlexIO has a
theoretical peak bandwidth of 62.4 GB/s at 2.6 GHz, which can be clocked independently.
The reason for using Rambus technology is because of the synchronization technology it
invented called ”FlexPhase.” This technology allows signals to come in at different times,
which reduces the need for wires to be exactly the same length. This characteristic saves a
lot of development time and simplifies the layout of the boards [?].
4.7 Vector Processing on the Cell
For the Cell processor, the MVL is 128 bits, so depending on the data type, up to sixteen
pieces of data can be operated on at once.
During some operations, loss of precision can occur unless properly handled. For ex-
ample, on the Cell processor, when multiplying two integer vectors, two instructions need
to be used; a multiply even and a multiply odd. The multiply even multiplies all of the even
quad words in the vector, (e.g., 0, 2, 4, etc.) and the odd multiplies the odd elements. The
result is the creation of two new vectors of larger data types, which in turn means fewer
elements can be stored per vector.
Loop unrolling is commonly used on the Cell processor because the MVL is smaller
than most vector processors. At 128 bits, each operation can be performed only on two
double-precision floating point numbers at a time. By using the same instruction on another
piece of data, another two floating-point numbers can be processed on an iteration of a loop.
The trade off here is the space that the program takes up on the SPE. The entire program
needs to fit in the local storage of the processor which is limited, so the loops cannot be
unrolled infinitely.
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4.8 Known Processor Limitations
A known issue with vector processors is that not all applications vectorize well, or are
inherently scalar algorithms. This usually means that it is not possible to do more than
one operation at a time. Another issue common in developing larger systems is that the
code becomes very complex and can often be hard to follow, even by the developers them-
selves. Small local stores prove to be a problem in some instances, but can be overcome
by using the XDRAM via DMA since the bandwidth on the EIB is very high. One major
programming construct that causes significant run time penalties on the Cell are conditional
statement, which are if/else statements. In order for the Cell to run efficiently, these must
be converted into select logic, which make decisions based on values stored in vectors.
The biggest downfall is that not all algorithms can be vectorized. Programs that do
not require complex computations or have large amounts of data typically do not port well
into the vector world. Also programs that have data that are not in a block-like form will
not perform well because of memory latency. This block form is referred to as the data
alignment. On the Cell processor specifically, many operations require data to be aligned
by 128 bits. Vector programming usually requires low level knowledge of programming as
well as how the processor works in order to achieve the best performance. Because of this,
many programmers steer clear of specialty processors such as the CBE. Lastly, programs
that have lots of branching and conditionals do not work well on vector processors either.
Although select logic can be used to replace conditionals, it can sometimes be very difficult
to translate them.
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4.9 Previous Work on the Cell Broadband Engine
Sorting algorithms have been studied extensively since the inception of the computer sci-
ence discipline [9]. Previous research has shown that the CBE is a viable solution for
sorting algorithms [9]. The study done by IBM on the Cell Broadband engine explores
a new type of sorting algorithm which was tailored to this specific architecture: CellSort.
The design is based on different stages of bitonic sorts, in the SPEs, between the SPEs,
and on the PPE. All of the processors work together to sort the list of items. The results
from this study showed that the CellSort significantly outperformed quick sort for a large
number of items sorted on dual 3.2-GHz Intel Xeon processors. Unfortunately code was
not provided with the paper.
Sorting on a Cell Broadband Engine SPU was a paper written at the Univeristy of
Florida which briefly explored an implementation of merge sort on a single SPE [7]. The
paper review various vector operations used on the SPEs as well as providing small portions
of code for reference. It is unclear how many SPEs were used across how many processors,
so the results obtained in this experiment were not useful. The work did conclude however
that optimizations were possible to increase the performance of sorting algorithms on the
cell processor [7].
Classification algorithms have also been optimized for the Cell processor in Mateusz
Wyganowski’s Thesis Paper. ”In this work, the feasibility of the Cell processor in the use
of training Neural Networks and Support Vector Machines was explored. In the Neural
Network family of classifiers, the fully connected Multilayer Perception and Convolution
Network were implemented. In the Support Vector Machine family, a Working Set tech-
nique known as the Gradient Projection-based Decomposition Technique, as well as the
Cascade SVM were implemented” [19].
Other works, unrelated to the CBE also provide vital information for SIMD proces-
sors, such as ”GPU as a Parallel Machine: Sorting on the GPU”. [13] This paper explains
different sorting algorithms and how to parallelize them for Graphics Processors.
The goal of this thesis is to extend the previous work on the CBE to help demystify
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the complicated nature of programming the Cell processor. Many fear programming this
processor because of the learning curve involved with it. Code will be provided with this
thesis so that anyone can read it and to gain an understanding of how to manage the commu-
nication, scheduling, and load-balancing between the vector processors and the PowerPC
processor to achieve the highest efficiency using the given hardware.
In this chapter, the Cell Broadband Engine architecture was discussed. Limitations as
well as the previous research done on the processor was also examined. In the next chapter,
the implementations of the sorting algorithms will be discussed.
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Chapter 5
Implementation of sorting algorithms
5.1 Chapter Introduction
This chapter will discuss the approaches taken to sort an array of integers on the cell pro-
cessor. A high level overview will be provided and then a more detailed explanation will
be provided.
5.2 Hardware
The hardware used for this thesis was provided by The MITRE Corporation. For this
implementation, a Mercury Cell Accelerator Board 2 was used. The board has a Cell BE
processor which runs at 2.8 GHz. 4 GB of DDR2 DRAM memory are provided on board
the PCI Express x16 channel card. The 180 GFLOP boasting card has two eithernet ports
as well as an optional Multicore Plus Cell SDK. The multicore plus software includes
a MultiCore Framework, Trace Analysis Tool and Library, Scientific Algorithm Library,
Image Processing Algorithm Library, and a SPE assembly Development Kit. The board
is equipped with the Cell 64-bit Linux operating system and drivers as well as Linux and
Windows XP 64-bit drivers for the host machine. The card only uses approximately 150W
with the 4-GB of DDR2, which is supplied by a single power cable as well as the 75W of
power provided through the PCI express edge connection [4]. A picture of the PCI express
card can be seen in Figure 5.1.
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Figure 5.1: Mercury Computer Systems’ Cell Accelerator Board 2 [4]
5.3 High Level Overview
The goal of the implementation was to create a sorting framework and optimized sorting
functions that are efficient with respect to both time and space. The program needs to be
compact because of the small size of the local storage on the SPEs which must hold both
the program and the data that are to be operated on. The smaller the program is, the more
data that can be sorted at a time.
The first major part in the implementation development was to create a framework
which allows the PPE to communicate with the SPEs. This part was essential to the thesis
in that it controlled all communication between the elements in the cell processor. Correct
DMA access is vital because data packets must be sized according to the 128-bit alignment
required by the EIB. Once the framework was created and tested, the sorting algorithms
were put in place to be optimized.
Many different versions of quick sort, merge sort, and heap sort were used in the imple-
mentation to give an overview of the sorting capabilities of the cell processor. Bitonic sort
was not implemented on any SPEs because of the complexity of vectorizing the algorithm.
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Instead bitonic was benchmarked as a scalar algorithm on the PowerPC Element.
To start developing code, the original three algorithms were implemented on the Pow-
erPC to provide a benchmark for future optimizations. Optimizations were made to each
of the sorting algorithms incrementally. After implementing the original version of each
algorithm on the SPEs, they were converted to use the special vector operations for the
SPEs. The first round of optimizations used only vector instructions for the sake of reduc-
ing penalties for using scalar operations. The vectors that were used were not full; just the
first element contained real data, and the others were filled with zeros.
The second round of optimizations involved fully vectorizing merge sort so that all
vectors were full of real data. Quick sort and heap sort were not able to be fully vectorized
without requiring significant amount of conditional logic, which incurs significant delay
penalties.
After all optimized algorithms were working properly, the next step was to make them
scalable. This meant that the sorting could be done across multiple SPEs and then ulti-
mately merged back into a sorted list. The idea for this was derived from external sorting
[14], in which data sets are too large to be fully sorted in local storage. Quick, heap, and
merge sort were all implemented across multiple SPEs, and a specialized version of the
vectorized merge sort was used to merge the data back together. This merging could take
place either on the PPE or on another SPE, and in this case a SPE was chosen to simulate
the worst case scenario when the PPE is busy with another task.
5.4 Program Structure
The program structure consists of three directories, the header files, the ppu files, and the
spu files. All of the header files for the program are kept in the ”h” directory. All of the
files that pertain to the PPE or that will run on the PPE are kept in the ”ppu” directory. All
of the files that are needed by the SPEs are kept in the ”spu” directory. The main program
is kept in the ”ppu” directory.
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When developing software for the cell processor, a host linux box is used to write code
in a text editor and then compiled using proprietary IBM CBE make files. The user must
compile the code on the host machine from the ppe directory. A special make file was
used to compile everything from the ppu, spu, and header directories along with the Cell
SDK libraries. The complex make file used in this implementation is a proprietary IBM
implementation. Once the program is compiled, the user can SSH into the Cell processor
and run the program. The OS that the cell processor card is using does not have the same
functional features as the linux machine, so it was not good for anything except executing
the code.
5.5 Detailed Implementation of Framework
The framework for the sorting application was developed to be simple to use and also to
be adaptable to future implementation and modifications. The main program is contained
in the ppemain.c file. This sends commands to the SPE and also receives data when they
are finished. The storage that the PPE uses is the XDR, so addresses must be passed to the
SPEs in order for them to DMA the data they need. The first thing the PPE does is start
up all of the SPEs. Once each SPE is up and running, it reports back to the PPE stating
that it is ready to perform tasks. The ppemain.c calls the ppecontrol.c to send a message to
the SPE based on what operation needs to be performed. The ppecontrol.c then constructs
a message based on the specified parameters for that particular operation. The message
contains information such as the address of the data in memory, where to put the sorted
data once it is ready, how many data blocks will be sent, which SPE it is intended for,
as well as profiling information. This message is then sent to the mailbox of the SPE(s)
to notify them they have a task to complete. A sequence diagram showing the process of
sending tasks to SPEs can be seen in Figure 5.2.
The SPE waits for messages once it is up and running. The SPE opens the mailbox
message once received and requests the data via DMA of the address sent in the message,
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Figure 5.2: Sequence Diagram of Task assignment
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Figure 5.3: Sequence Diagram of SPE DMA
through the MFC. The SPE program calls the speXfers.c function to request data from
the MIC. The data are loaded into the local storage address which was provided as one
of the parameters to the speXfers.c function. Once the data are in local storage, the SPE
can perform the requested operation, which was also part of the original message. The
SPE performs the operations and then calls the speXfers.c function again to send the sorted
data back to the MIC. The output address for the sorted data was provided in the original
message, so this is used to store the sorted data back on the main memory side. Once
the data have been written back to the new location, the SPE sends a message to the PPE
stating that it has finished the task it was assigned. Before this message is sent, the PPE is
waiting for responses from all SPE that it brought on-line. A sequence diagram showing
the process of retrieving data from main memory can be seen in Figure 5.3.
5.6 Detailed Implementation of Algorithms
Quick sort, heap sort, merge sort, and bitonic sort were implemented for the PPE using
standard c++ sorting algorithms. Each was run 1000 times to ensure no startup lag. Vali-
dation functions were created to automate the process of checking for errors. Timing and
output were also automated to save development efforts. Once these sorting functions were
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found to be correct and working properly, they were implemented on the SPE side of the
framework. The algorithms remained the same for the first step, but commands were added
for each type of sort so that the PPE could communicate which operation it wanted the SPE
to perform.
Next the sorting algorithms were implemented to be divided up among multiple SPEs.
This was done by dividing the total array of data into the desired number of SPEs. The
addresses for storing the result also needed to be calculated based on the SPE number.
Validation was also created for this step even though the data that were returned did not
create a fully sorted list. What was returned were n sorted lists, where n is the number
of SPEs that sorted the list. Special attention was required for making sure that all of the
addresses were multiples of 128 bits so that there would be no bus errors when sending and
receiving data.
Quick sort and merge sort were both optimized for the next implementation. Quick
sort was optimized in such a way that the special vector instructions for the SPEs could be
used without affecting the outcome or complexity of the algorithm. This was accomplished
by inserting each piece of data into its own vector, and filling the rest of the vector with
zeros. Although this may seem like a waste, it keeps the algorithm simple for the time
being as an intermediate optimized version. A similar optimization was made for merge
sort in which each data element was given its own vector padded with zeros. Once these
optimizations were completed, they were tested for multiple SPEs and validated. Bitonic
sort and heap sort were not optimized because the nature of the algorithms did not offer
opportunities for optimizations such as the ones used in quick sort and merge sort. In order
to optimize these, a significant amount of conditional logic would need to be used, negating
the speedups obtained from the optimizations.
Merge sort was further vectorized in a similar way as it was in the optimized version.
In this newer version, the rest of the vector was not padded with zeros, but with the next
elements in the array. Quick sort was also fully vectorized using the same method as merge
sort. Because of the nature of quick sort, the values of the array were shifted into vectors
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Figure 5.4: Diagram showing the shuffle for the vectorized merge sort [9]
and compared. The first element of the vector with the lower value was removed and a new
value was shifted into the last position of that vector. In merge sort, all of the elements
contained in the vectors came out sorted, and a new set of vectors was created with the
next four integers in the array. Each element in the array was shuffled into a new pattern,
compared to the other array, and then shuffled back into a sorted order. An example of this
shuffle-compare-shuffle operation can be seen in Figure 5.4.
As stated before not all of the sorting algorithms could be easily vectorized. Heap sort
and bitonic sort were implemented in a vectorized optimized version, but did not function
properly, nor did they run faster than their scalar counterparts.
Combinations of the algorithms were used to prove that sorting could be done on mul-
tiple SPEs and then combined into a fully sorted list once they were completed. The
combinations that were created are named as A-Then-B, where A is the algorithm used
on multiple SPEs to create multiple sorted lists that created a large set of sorted lists,
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Figure 5.5: Combination of Sorting Algorithms - Quick sort then merge sort
and B is the algorithm used to combined the data into a fully sorted list. The combina-
tions that were created were Quick-Then-Quick, Quick-Then-Merge, Quick-Then-Heap,
Merge-Then-Merge, and Heap-Then-Merge. These were chosen based on the performance
of quick sort and merge sort. Heap sort was also run as a trial to see if it would be any
better than the others. Figure 5.5 shows an example of the combination of quick sort and
merge sort. First the quick sort command is sent out to two SPE processors. When those
SPEs are done quick sorting the data, a merge sort command is sent out to a new SPE with
the addresses of the results of the other two SPEs. When this SPE is finished merging all
of the results together, a message is relayed back to the PPE letting it know the data is fully
sorted.
In this chapter, the hardware and implementation of the sorting algorithms were dis-






This chapter will discuss the results of the sorting algorithms that were implemented on the
cell processor. The results will be compared to previous sorting algorithms developed for
the cell processor. Each of the tests that were done in the results section consist of running
the algorithms on data sets of 32,000 integers 1000 times to eliminate startup lag.
6.2 Results of Implementations
The various implementations were written for a PCI express card version of the Cell pro-
cessor from Mercury Computer Systems as discussed in the previous chapter. The results
obtained from this processor would not necessarily be the same as if the program were run
on the Playstation 3.
The results for quick sort, merge sort, bitonic sort, and heap sort running on the PPE
are shown in Figure 6.1. Merge sort executed slightly faster than quick sort which was
unexpected, but the speed difference was not significant. Heap sort ran longer than both
merge sort and quick sort which was expected. Bitonic sort ran significantly longer than all
other algorithms because of the embedded loops in the algorithm.
Results for quick sort, merge sort, and heap sort can be seen in Figure 6.2. Quick sort
performed the fastest this time, as expected, with merge sort the second fastest and heap
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Figure 6.1: Results for sorting 32K integers on the PPE
sort the slowest. These results were expected for the unoptimized scalar versions of the
sorting algorithms.
Once the algorithms were scaled to multiple processors, more data points were taken
to see what kind of speedups, if any, were possible without optimizing the code for the cell
processor. These results for sorting 32 thousand integers using quick sort can be seen in
Figure 6.3. The results from the PPE version of quick sort were inserted into the graph to
show the speedup. The quick sort across multiple SPEs had an execution time of about 1.5
times faster than that of the PPE code or about 50% faster. The combination of quick sort
then quick sort is also displayed on this graph showing the performance degradation when
quick sort is used as the secondary sort. This was due to the fact that quick sorts worst case
scenario is when the list is already partially sorted. Negative results of quick sort can also
be seen in Figure 6.5.
The first round of optimizations for merge sort resulted in about a 20% performance
speedup from the original code. This speedup refers to the difference in execution time of
the versions of code. The optimized quick sort did not show a significant speedup. The
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Figure 6.2: Results of sorting 32K integers on a single SPE
Figure 6.3: Results of quick sort for 32K integers on multiple SPEs
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Figure 6.4: Results of optimized sorting 32K integers on a single SPE
results of the optimizations can be seen in Figure 6.4.
Once the algorithms and framework were adapted to allow for sorting across multiple
SPEs, significant speedups were seen across the board, as expected. Results for sorting
across multiple SPEs can be seen in Figure 6.5. The combinations of sorting algorithms
are also included in this figure.
Odd results were observed for combining quick sort with quick sort across multiple
SPEs. As the number of SPEs among which the data were divided increased, the time to
quick sort the sorted lists back together increased. This was certainly a strange result that
was unexpected. It was later decided that the cause of this increase in run time was due
to quick sort’s worst case scenario; that is, when the data are already partially sorted. For
example, if the data were divided among 4 SPEs to be sorted, they send back 4 sorted lists,
which make a larger list of sorted lists. This list of sorted lists needs to be sorted, and in this
case by quick sort again. Since this data are nearly sorted, the quick sort algorithm will go
through nearly the maximum number of iterations possible in its loops. Since these quick-
then-quick sort results skewed the graph, they were removed and can be seen in Figure
6.6.
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Figure 6.5: Results of sorting 32K integers on multiple SPEs with quick sort skewed data
6.3 Comparison of Results To Other Work
The results that were obtained by IBM in the CellSort paper [9] showed a much greater
speedup for bitonic sort than was seen in the results for quick sort, heap sort, and merge
sort in this thesis. The reason for the difference is both the development effort IBM spent
on bitonic sort, and the size of the code used for bitonic sort. Since one of the goals for
this thesis was to keep the code small enough that it did not take more space than the main
application on the SPEs, the vector optimized bitonic sort developed by IBM does not fit
the requirements. The results for CellSort can be seen in Figure 6.7. The results were
adapted to be comparable to the results from this thesis since IBM used many different
parameters including larger data sets and high numbers of SPEs.
The results for quick sort running on the PPE do not match the results found in this
thesis. Also the results for running quick sort on a single SPE do not match what was found
in this thesis. The reason for this discrepency is unknown since the exact code which was
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Figure 6.6: Results of sorting 32K integers on multiple SPEs without quick sort data
Figure 6.7: IBM’s Results of optimized bitonic sort for 32K integers [9]
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Figure 6.8: IBM’s Results Compared to Thesis Results [9]
executed to obtain the results is not known. Also, the code was not run on the exact same
platforms, which could affect run times if other processes are running in the background.
For instance, if the code IBM implemented was executed on the Playstation 3 at a clock
rate of 3.2 GHz, and these thesis results were obtain at 2.8 GHz on the PCI express version
of the cell processor. A side by side comparison of the results obtained by IBM and the
implementation for this thesis can be seen in Figure 6.8.
In this chapter, the results of the various implementations were examined. In the next
chapter, conclusions are drawn as well as a discussion of future work.
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Chapter 7
Conclusions and Future Work
7.1 Chapter Introduction
This chapter will discuss if the Cell processor is a viable option for sorting. Contributions
to field of high performance computing will be discussed. It will also go into detail of
planned future work on the processor.
7.2 Overall Conclusions
This thesis successfully explored the optimizations of sorting algorithms for the Cell pro-
cessor. Results that were obtained met the goals of small code size and efficiency. Results
for optimized versions of both quick sort and merge sort showed that they would be viable
solutions to the sorting problem. The more likely to be used of the two would be merge sort
since it performs better in the worst case than quick sort does. The worst case for merge
sort does not require the algorithm to go through more iterations like quick sort does when
the list is sorted, or almost sorted.
7.3 Contributions To The Field
The framework that was created for this thesis is valuable not just for future work, but also
for other work related to the cell processor. The framework is generic in the way messages
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are passed between processing elements which makes it adaptable and scalable. The code
that was created is useful to the cell developer community. It is a base line to start at for
sorting and is to be improved and collaborated on. The results of this thesis are valuable
to anyone working on the cell processor and also to the community for benchmarking the
processor against others. The various combinations of sorting algorithms such as the quick-
then-quick algorithm had not been previously explored, along with other combinations
discussed in this thesis. This work will also be valuable in comparing with GPU as well as
porting into OpenCL.
7.4 Future Work
The code and development done for this thesis will be valuable in projects at the MITRE
corporation. Future development of the code will be necessary for integration into current
systems. Future enhancements and optimizations are also possible for these efforts. The
process of optimization often never stops; there is always one more tweak that can improve
the performance or efficiency of the code. Of course there is a diminishing return on in-
vestment with optimizations where the gains are no longer worth the time spent obtaining
them.
Examples of performance enhancements that will be attempted include double buffer-
ing to allow SPEs always to have data to work on, as well as adjusting the framework to
allow SPEs to communicate with each other and even exchange data using mailbox mes-
sages.
7.5 Future Enhancements - Double Buffering
Double Buffering refers to using multiple data buffers on each SPE so the processors are
idle less often. On the cell processor, double buffering mean starting a DMA transfer before
the data is actually needed [16]. The data needed for the next computations is requested
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Figure 7.1: An example of double buffering [3]
while the current data is still being calculated. This is often done to hide high memory
latencies. The benefits of this technique will only be seen if there is a balance between the
transfer time and the amount of computation done on the SPEs. Ideally, this means that the
SPEs would never be stalled waiting for data. If the computations do not last long enough,
the latency will still be seen. If however the computations are very long, the SPEs will
hardly ever be idle waiting for data. An example of double buffering can be seen in Figure
7.1. In this example, two buffers are used to keep the SPE busy at all times. While buffer 1
is in use computing solutions, buffer 0 is making a request, or ”get” command, for the nest
set of data. Once the data from buffer 1 is done being used, it is given the ”put” command
to send the data back to memory. At the same time, the next computation starts on buffer
0. The process continues, keeping the SPE busy at all times.
This would also be a key feature for much larger data sets since not all data points
would be able to fit into the local store of a single SPE. Processors would also need to
communicate with each other through mailbox messages to exchange data. The framework
for such a feature would be more complex but could allow for virtually limitless data arrays
to be sorted. There would also have to be some creative way for merging the results of
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Figure 7.2: 128-bit vector capacity
much larger lists since you cannot have the entire list in the same local store. A better
option might be to finishing the merging of sub-sorted lists on the PPE side since it has
comparable performance. The downside to this is that while the PPE is sorting, it would
not have as much control of the main programs if there are others running on other SPEs.
7.6 Future Enhancements - Different Data types
As discussed in the vector processing section, the Cell’s 128 bit vectors can hold more
data with smaller data types. For example, if a program is using integers for calculating
sums but higher performance is needed, shorts can be used in place of integers, sacrificing
precision for speed. This performance increase would in theory be close to unrolling the
loop and additional time since there are twice as many shorts in a vector than integers. In
some cases this would also allow the loop to be unrolled an additional time since a new
vector of shorts essential absorbs two integer vectors, providing an even greater speedup.
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